Reversible Delay-Insensitive Distributed Memory Modules

Daniel Morrison & Irek Ulidowski

University of Leicester

April 2013

Outline



Motivation

Outline

Reversibility

In reversible operations, outputs uniquely determine inputs (bijection). No information loss.

- Information loss = energy loss
- Typical circuit elements (AND, OR, XOR) other than NOT, are irreversible.
- Reversible logic elements were developed by Fredkin and Toffoli.
- Fredkin and Toffoli gates are universal for reversible computation.





Asynchronous circuits

Networks of modules connected by wires. Decentralised operation.

Different classes of timing-assumptions:

- Self-timed Timing assumptions are needed like in synchronous systems. Enforced locally between modules.
- Speed-independent Operates correctly regardless of arbitrary delays within modules.
- Delay-insensitive Operates correctly regardless of arbitrary delays within modules and wires.

Full turing-complete delay-insensitivity is not possible in CMOS.

Advantages of asynchronous circuits

- Only elements doing useful things are active, leading to lower energy use. Stronger resistance to environmental variations such as operating temperature, voltage.
- Higher reusability of components.
- We study the combination of reversibility and asynchrony.

DI circuits

Outline

DI circuits

Synchronous (CMOS) model

A collection of real-time values across a circuit. The circuit represents a boolean formula.



DI model

Signal based, rather than value based like CMOS.

We view a circuit as a set of paths through which signals flow.

A study in causality. Inputs are seen to cause outputs.

The circuit represents a series of events, making it natural for process algebra.



- Original model formulated by Keller. Standard universal (in terms of arbitrary specifications) sets were given.
- Minimal universal sets developed by Patra and Fussell.
- Both reversible and irreversible DI modules exist.
- Common elements include Fork, Merge, Join, Select.
- Reversible computation-universal elements such as Rotary Element (Morita) and Reading Toggle & Inverse Reading Toggle (Lee, Peper, Adachi, Morita).

Common modules

Fork: $F = (a, \overline{b}|\overline{c}).F$

Merge: $M = (a, \overline{c}).M + (b, \overline{c}).M$

Join: $J = (a|b, \overline{c}).J$

Select:

$$S_0 = (S, \overline{S'}).S_1 + (R, \overline{R'}).S_0 + (T, \overline{T0}).S_0$$

 $S_1 = (S, \overline{S'}).S_1 + (R, \overline{R'}).S_0 + (T, \overline{T1}).S_1$









DI circuits

Rotary Element (RE)

$$V = (n, \overline{s'}).V + (s, \overline{n'}).V + (w, \overline{s'}).H + (e, \overline{n'}).H \\ H = (n, \overline{w'}).V + (s, \overline{e'}).V + (w, \overline{e'}).H + (e, \overline{w'}).H$$

RE is a serial module, so only one signal at a time.

Can be used to build reversible Turing-machines, so RE is reversible Turing-complete.

RE is its own functional inverse - if we reverse its transitions, it behaves as RE.



Distributed Memory

Outline

Distributed Memory module (DM)

$$\begin{split} S_0 &= (q,\overline{0}).S_0 + (p,\overline{1}).S_0 + (r,\overline{s}).S_1 + (c,\overline{s}).S_a\\ S_a &= (r,\overline{a}).S_1\\ S_1 &= (q,\overline{1}).S_1 + (p,\overline{0}).S_1 + (r,\overline{s}).S_0 + (c,\overline{s}).S_b\\ S_b &= (r,\overline{a}).S_0 \end{split}$$

Serial module, holds the value 0 or 1.

$$S_0$$
, S_1 are steady states; S_a , S_b are processing states.

Functionality separated into query (right side) and modification (left side).

Both query (q) and inverse query (p).

- r causes a toggle followed by s.
- c triggers global toggle.

DM is reversible and is its own inverse.

Morrison	&	Ulide	owski	(Uni.	of	Leicester
----------	---	-------	-------	-------	----	-----------



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



- Information is naturally mirrored and updated across a network of DM modules.
- Original module which causes the toggle eventually receives an acknowledge.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



Information is naturally mirrored and updated across a network of DM modules.



- Information is naturally mirrored and updated across a network of DM modules.
- Original module which causes the toggle eventually receives an acknowledge.



- Information is naturally mirrored and updated across a network of DM modules.
- Original module which causes the toggle eventually receives an acknowledge.



- Information is naturally mirrored and updated across a network of DM modules.
- Original module which causes the toggle eventually receives an acknowledge.



Information is naturally mirrored and updated across a network of DM modules.



Reduced DM module (RDM)

$$\begin{split} S_0 &= (q,\overline{0}).S_0 + (p,\overline{s}).S_a + (r,\overline{s}).S_1\\ S_a &= (r,\overline{a}).S_1\\ S_1 &= (q,\overline{s}).S_b + (p,\overline{0}).S_1 + (r,\overline{s}).S_0\\ S_b &= (r,\overline{a}).S_0 \end{split}$$



Toggles the memory with q in state S_1 , with p in S_0 .

RDM is computationally as powerful as DM. Need five RDMs to realise one DM.





Constructions

Outline

We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.


We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.



We need a ring of four RDMs.

Signals pass through or cause a toggle and distributed update.

Maintains reversibility unlike some constructions which use Merge.































Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.


Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.



Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.


Turing-tape module

Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.

This is due to centralised storage of *h*.



Turing-tape module

Part of Morita's Turing machine construction using REs.

A semi-infinite array of such modules with signals entering from the left.

Typically signals are forwarded until reaching the module whose h = 1.

Useful operations (read, write etc.) are then performed.

Fairly high transition cost even when only forwarding signals.

When h = 0, a signal on W requires 24 transitions before being forwarded to W'.

This is due to centralised storage of *h*.



Distribution of memory reduces interconnection complexity and allows quick checking of *h*.



Distribution of memory reduces interconnection complexity and allows quick checking of *h*.



Distribution of memory reduces interconnection complexity and allows quick checking of *h*.



Distribution of memory reduces interconnection complexity and allows quick checking of *h*.



Other results

- Simulation of synchronous Fredkin Gate for boolean operations.
- Several parallel-universal sets which include DM/RDM.
- Implementation using 18 Reading Toggles/Inverse Reading Toggles. <50% number of modules of RE implementation using RT/IRT.</p>
- Implementation in reversible Cellular Automata. Area only ${\approx}5x$ that of RT/IRT.

Conclusion

Outline

Conclusion

We have:

- Reviewed the importance of reversibility and asynchrony.
- Introduced distributed memory modules DM and RDM.
- Proven their computation-universality.
- Demonstrated their advantages in several constructions.